Active Redundant Hardware Architecture for Increased Reliability in FPGA-Based Nuclear Reactors Critical Systems

##plugins.themes.bootstrap3.article.main##

Marcos Santana Farias
Nadia Nedjah
Paulo Victor Rodrigues de Carvalho

Resumo

The hunt for increased reliability in systems for critical applications is a never-ending process and is a point of concern for designers in several different fields, such as nuclear reactors. This concern becomes more prominent when a new device technology is integrated into the options for the development of those systems, such as programmable logic devices like the FPGA. With the constant breakthroughs in this technology, there has been an increase in the capacity and the performance of FPGAs. Nevertheless, new methods to keep fault tolerance at an appropriate level for critical applications in hardware must be considered, particularly due to the transient nature of some radiation-induced faults. This report shows a resilient and adaptable hardware architecture that increases the reliability of circuits implemented in SRAM-based FPGAs, based on a classic active redundancy model, i.e. Triple Modular Redundancy (TMR) with spares.

##plugins.themes.bootstrap3.article.details##

Seção
Nuclear Instrumentation Development
Biografia do Autor

Nadia Nedjah, Universidade do Estado do Rio de Janeiro

Possui graduação em engenharia de sistemas e computação (ingeniorat en informatique) - Université D\'Annaba (09/1982 - 08/1987), mestrado em engenharia de sistemas e computação (systèmes informatiques) - Université D\'Annaba (09/1987 - 08/1990) e doutorado em engenharia de sistemas e computação (computation) - University of Manchester Institute of Science and Technology (04/1994 - 12/1997). Atualmente é professora adjunta da Universidade do Estado do Rio de Janeiro. Tem experiência na área de ciência da computação, com ênfase em sistemas de computação, atuando principalmente nos temas relacionados a sistemas embutidos, síntese automática de sistemas digitais, arquitetura de FPGAs, arquitetura de sistemas de computação, hardware para criptografia, metodologia de hardware/software co-design, sistemas inteligentes e técnicas de inteligência artificial.