Active Redundant Hardware Architecture for Increased Reliability in FPGA-Based Nuclear Reactors Critical Systems
Abstract
The hunt for increased reliability in systems for critical applications is a never-ending process and is a point of concern for designers in several different fields, such as nuclear reactors. This concern becomes more prominent when a new device technology is integrated into the options for the development of those systems, such as programmable logic devices like the FPGA. With the constant breakthroughs in this technology, there has been an increase in the capacity and the performance of FPGAs. Nevertheless, new methods to keep fault tolerance at an appropriate level for critical applications in hardware must be considered, particularly due to the transient nature of some radiation-induced faults. This report shows a resilient and adaptable hardware architecture that increases the reliability of circuits implemented in SRAM-based FPGAs, based on a classic active redundancy model, i.e. Triple Modular Redundancy (TMR) with spares.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2021 Marcos Santana Farias, Nadia Nedjah, Paulo Victor Rodrigues de Carvalho
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.